Sr. Verification Engineer jobs - Santa Clara, CA

  Subscribe to RSS Feed
Posted Job Title Company Location

Looking to hire? Post your job today!

Featured Job Postings from the Web
Apr 22 Sr Layout Verifications Engineer Intel Santa Clara, CA

support experience with commercial physical verification tools (ICV Calibre - DRC, LVS, RCX) as applied to digital, analog and mixed signal designs in sub-micron CMOS... more

Apr 21 Senior & Principal ASIC Verification Engineer STI Sunnyvale, CA

Description Principal ASIC Verification Engineer (Mountain View, CA., area ... level, ASIC functional verification engineer.Responsible for the development of... more

Apr 19 Digital Verification Engineer, Sr II Synopsys Sunnyvale, CA

of R&D Engineer, Sr II is a Senior Digital Verification Engineer, focusing on functional ... test/verification plans; developing verification environments and testing suites... more

Apr 07 Sr. Design Verification Engineer-paid relo to Austin, TX-bzs6433 Recruiting Firm San Jose, CA

Responsible for functional verification of mixed-signal audio CODECs. Detailed ... test to support both pre-silicon verification and post silicon validation... more

Apr 01 Senior IC Design/Verification Engineer Atmel San Jose, CA

Senior IC DesignVerification Engineer San Jose, CA USA Atmel Corporation (Nasdaq ATML) is ... Work with digital designers and verification engineers to design and test... more

Mar 29 Senior Logic Verification Engineer Teledyne Technologies Santa Clara, CA

We are looking for an experienced Logic (FPGA and/or ASIC) Verification Enginees who has t ... Ethernet, Fibre Channel, etc.* Hands-on verification development using SystemVerilog,... more

Mar 13 Sr. Verification Engineer Calsoft Labs Milpitas, CA

seeking a Senior Hardware Verification Engineer to join a dynamic team based in ... applications. Primary Responsibilities - Verification of our next generation... more

Dec 10 Sr. Verification Engineer Cadence Design Systems San Jose, CA

This position is for a Senior Verification Engineer in the Silicon development group at ... familiarity of constrained random verification methodology. - Knowledge and... more

Dec 10 Sr Architect - Verification Acceleration Cadence Design Systems San Jose, CA

senior R&D architect to help develop verification acceleration technology. The senior architect will lead a small team of highly experienced individuals in developing behavioral... more

Oct 17 SR Digital Design & Verification Engineer - jm7213 Imaging Sensors Palo Alto, CA

JM7213 Engineer, Digital Design & Verification Location:Palo Alto, CA Local candidates ... experience with RTL coding in Verilog, verification, validation, synthesis, timing... more

Jobs by Simply Hired